107. Basic Solid-State Devices: Ebers-Moll model, small-signal model, cut-off (fT)

Analog Integrated Circuit Design, Professor Ali Hajimiri California Institute of Technology (Caltech) http://chic.caltech.edu/hajimiri/ © Copyright, Ali Hajimiri