Timing in SRAMs is characteristic of a generic memory array. Thus, understanding it will help us understand all other memories. There are multiple events that must happen within one clock cycle in an SRAM read operation, and the triggering of the sequence of these steps must be self-driven because we only receive a single clock edge to start reading.
