Chris Ortiz, principal applications engineer at ANSYS, talks with Semiconductor Engineering about common issues that are showing up in 2.5D and 3D packaging, which were not obvious in the initial implementations of these packaging technologies. This includes everything from how to build a power delivery network to minimize the coupling between chips to dealing with variability and power integrity and placement of different die, and routing of signals.
