Discusses how to analyze a digital logic circuit that implements a finite state machine (FSM) to derive a state transition diagram for the FSM.
No download links available.