Describes 4-bit and n-bit Adders/subtractors in Verilog, module instantiation, structural and behavioral specification. In troduces vectored signals, parameters, and for loops in Verilog.
Right-click 'Download' and select 'Save Link As' if the file opens in a new tab.
