A simple verilog design is used to walk through the very basic FPGA compilation and JTAG download, with a Cyclone 10 LP device FPGA board.
No download links available.