Binary Up Counter | Synchronous counters

Synchronous counters are different from ripple counters in that clock pulses are applied to the inputs of all flip‐flops. A common clock triggers all flip‐flops simultaneously, rather than one at a time in succession as in a ripple counter. The decision of whether a flip‐flop is to be complemented is determined from the values of the data inputs, such as T or J and K at the time of the clock edge. If T = 0 or J = K = 0, the flip‐flop does not change state. If T = 1 or J = K = 1, the flip‐flop complements. A synchronous countdown binary counter goes through the binary states in reverse order, from 1111 down to 0000, and back to 1111 to repeat the count. It is possible to design a countdown counter in the usual manner, but the result is predictable by inspection of the downward binary count. The bit in the least significant position is complemented with each pulse. A bit in any other position is complemented if all lower significant bits are equal to 0. For example, the next state after the present state of 0100 is 0011. The least significant bit is always complimented. The second significant bit is complemented because the first bit is 0. The third significant bit is complemented because the first two bits are equal to 0. But the fourth bit does not change, because not all lower significant bits are equal to 0.