Create a Test Bech in Verilog

This video helps you to create test bench in verilog More on test bench:- http://www.xilinx.com/itp/xilinx10/isehelp/ise_c_simulation_test_bench.htm Music: http://www.bensound.com