Functional Verification using Simulation

This lecture explains simulation-based verification. It describes how testbenches can be created and their quality be assessed using coverage metrics. Furthermore, it describes the mechanism of event-driven simulation in Verilog, the concept of stratified Verilog queue, and the challenges of race in simulation.