Hardware implementation of two 2's complement numbers multiplier

This is hardware implementation of two 2's complement numbers. It requires functional blocks which require signed digit addition. It requires addition where some digits(bits) are negative. It can be implemented in verilog, or TTL gates and wire wrapping.