Multi-die assemblies coupled with leading-edge process nodes make signoff increasingly challenging and scary. There are more corner cases and more data to consider, but no slack in the delivery schedule. Marc Heyberger, product engineer group director at Cadence Design Systems, talks with Semiconductor Engineering about full-chip timing, flat versus hierarchical timing analysis, the ongoing development of full 3D-ICs, and where AI fits into this picture.
