OR/NOR gate transistor level implementation using Complementary Pass transistor logic

BVLSI Lecture 25k covers the following topics: 1. Transistor level Implementation of OR/NOR gate using NMOS CPL( by conceptual analysis & by LT Spice simulation)