Path Delay and Transistor Sizing by Dr.Sophy

Path delay calculation of a logical circuit using linear delay model. A problem in CMOS VLSI Design- Neil Weste explained.