Back to Browse

Phase lock loop (PLL) bandwidth design - Part 2

5.0K views
Dec 29, 2020
11:30

Search TI clock and timing devices and find reference designs and other technical resources. https://www.ti.com/clocks-timing/overview.html This video is the second of a two part series and discusses how to design a PLL loop filter, including how to attenuate spurs and select gamma. Ask questions and interact with the authors in the TI Clocks & Timing Forum on the TI E2E™ Community. https://e2e.ti.com/support/clock-and-timing/f/48

Download

1 formats

Video Formats

360pmp414.8 MB

Right-click 'Download' and select 'Save Link As' if the file opens in a new tab.

Phase lock loop (PLL) bandwidth design - Part 2 | NatokHD