Ansys' Aveek Sarkar talks with Semiconductor Engineering about the challenges of power signoff at advanced process nodes, the impact of over-design, and what's necessary for sufficient coverage.
Right-click 'Download' and select 'Save Link As' if the file opens in a new tab.
