Question 32 - Minimizing Logic Area (Digital Gates)

Discussion of exam material from the course "Electronic Circuits 2" taught at the Eindhoven University of Technology. Questions courtesy of dr. G.I. Radulov, MSc., prof. E. Cantatore and dr. ir. P.J.A. Harpe.