Register Transfer Level design

RTL specification, clock cycle consideration, RTL modeling in Verilog