Seven Segment Display Verilog Case Statements

Write a Verilog module using case statements to enable a seven segment display. Converts 4 bit inputs to hex digits 0 - F. Add an enable signal to turn the display on or off. Program and test on an Altera DE2 board.