Sheet resistance|Basic Circuit Concepts|VLSI|Krishnaveni D

Estimation of parasitics in MOS circuits can be understood by learning about sheet resistance, capacitance offered by different layers of MOS transistors and interconnects. This inturn can be used to study the effect of parasitics on speed of operation of the circuit and delay.