Simulating a RISC-V chip with Segger Embedded Studio: C and Assembler

Here we set up a RISC-V simulation in Segger Embedded Studio with a combination of C and Assembler files. The C main function will call an assembler function and return a value. Represents a simple real-world case.