Static vs Automatic Tasks in System Verilog

In this video, we dive into Static and Automatic Tasks in SystemVerilog and their impact on simulation behavior. Please find the EDA Playground link below. https://edaplayground.com/x/H7W_