Find more details on “incremental code coverage” for your processor architecture in:
www.lauterbach.com/pdf/traning_arm_etm.pdf
www.lauterbach.com/pdf/training_cortexm_etm.pdf
www.lauterbach.com/pdf/training_aurix_trace.pdf
www.lauterbach.com/pdf/training_nexus.pdf
