Verilog Concatenation

This video discusses how to concatenate variables in Verilog.