Verilog Modeling: Behavioral modeling, Data flow modeling , Gate- level modeling.

Behavioral modeling: timing and delays, Blocking & Non Blocking Assignments, Loops Used in Verilog HDL, Data flow modeling , Gate- level modeling.