Digital2Real Tutorials

1.22K subscribers

258 videos

Hello Friends, Welcome to the channel of "Digital2Real online Tutorials". I am a electronics engineer, with many years of experience in industry. I want to s...

Latest Videos

Implement randc function in systemverilog without using randc keyword #systemverilog

GATE EC 2021 Quantative Aptitude

GATE Electrical 2021 Quantative Aptitude Question

virtual function in systemverilog #systemverilog

foreach loop for system verilog explained with examples #systemverilog

System Verilog randomization methods, pre_randomize() and post_randomize ()#systemverilog

Introduction to coverage driven verification methodology #systemverilog

casex in verilog #verilog

casez statement in Verilog #verilog

Interface in System Verilog #systemverilog

Randomization in System Verilog #systemverilog

Mailbox in System VerilogExplained with its handle in Generator and Driver Classes #systemverilog

Components of System Verilog Testbench Transaction Class and Generator Class explained with example

What is System VerilogOOPs Concepts(Class, Abstraction,Encapsulation,inhertance,Polymorphism)in HVL

Verilog Code of Sequence DetectorMealy FSMOverlapping Sequence Detector #digitalelectronics

VI Editor commands in Linux

GATE CS 2019Boolean Algebrasum of productsAND gate XOR gate use of set theory (intersection)

GATE CS 2015Boolean AlgebraK Map #gatecs2022

Overview of Linux Operating systemDifference between Linux and UnixIntroduced vi editor#linux

Cycle Accurate Simulator #simulation tools

Design of Overlapping sequence detectorSequence Detector Part 2 #sequentialcircuit

Concept of Overlapping and Non- overlapping sequence detectionSequence detector Part -1

4 Bit Parallel Adder Substractor circuit #digitalelectronics

GATE CS 2003Operations by choosing K & C02 bit parallel adder for 2s complement subtraction #gate

Verilog Scheduling Semantics #verilog

Verilog code of Carry Look Ahead Adder #verilog

Verilog generate if and generate case blocks #verilog

Verilog Generate Blockgenerate for loop explained with examples #verilog

GATE EC 2022Select the Boolean function(s) equivalent to x+yz, where x,y and z are Boolean variable

GATE EC 2022Consider a MUX shown, OUTPUT to be XOR of C and D,the values of A0, A1, A2 and A3 are..