N.C. CHANDU PRASANTH

2.72K subscribers

133 videos

This is N. C. Chandu Prasanth Follow my channel to get more videos on ECE Subjects, Aptitude, Reasoning and Engineering Mathematics Please do Subscribe and S...

Latest Videos

The Tiny Chip That Created Modern Civilization Full Semiconductor Industry History & Evolution

How to get Paid VLSI Internships in 2026 Step by Step Complete RoadMap and Tricks for Freshers

Don’t Buy VLSI Courses in 2026 ❌ Top 11 FREE VLSI Websites That Teach Everything (RTL to GDS Flow)

VLSI Design Flow Steps Explained with REAL Tools Synopsys vs Cadence vs Open Source Tools of VLSI

👉“Don’t Start VLSI Before This! Complete VLSI Book Roadmap (Basics to Chip Design IIT + Industry)”

Design & Implementation of 16 Floor Elevator Controller Using VerilogXilinx VivadoVerilog Projects

UPSC Recruitment 2026 Notification🔥₹1.7 Lakh Salary Engineers Don’t Miss This! Last Date Soon ⚠️

Modern AI Hardware Accelerators Explained GPU vs FPGA vs ASIC vs CGRA vs Embedded AI Accelerators

🚨IIT Indore Recruitment 2026 Research Scientist & Assistant ₹56,000 Salary No Exam Interview

🚨🚨 POWERGRID Recruitment 2026 🔥 660+ Posts ₹12.7 LPA Government Job Last Date May 11 Apply Now

🚨DRDO Paid Internship 2026 for B.Tech Students🔥 Last Date 15 May ₹30,000 Stipend Don’t Miss This!

🚨 NTPC Recruitment 2026 250+ Posts 😱 ₹55,000 Salary Last Date May 7 40% Eligible No GATE

FPGA Based Hardware Acceleration for Deep Neural Networks Neural Networks on FPGA Verilog HDL

CISCO Online Test Question Static Timing Analysis Find Maximum Frequency (Trick Explained!)

Design &Implementation of Decoder Based Approximate Multiplier Xilinx Vivado Verilog Major Project

IOT Architectures and Protocols IOT Stack IOT Levels Evolution Characteristics of IOT Sensors

Design & Implementation of a Low Power Test Pattern Generator for BIST Applications VLSI Project

Design & Implementation of Automatic Washing Machine Control System Using Verilog Xilinx Vivado

Design & Implementation of an Advanced Traffic Light Controller Using Verilog HDL Xilinx Vivado

Design &Implementation of SnacksBeverages Vending Machine Using Verilog HDL Xilinx VivadoFPGA

Design & Implementation of Automated Car Parking System Using Verilog Xilinx Vivado Smart Parking

Introduction to Low Power VLSI Techniques to Reduce Power Static Power &Dynamic Power Dissipation

Definition of Code Coverage, Types Code Coverage Flow Using Cadence IES and ICCR Tools Verilog

Verification of Half Adder Using Cadence IES Tool Simulation of Half Adder Using Cadence Tool

VLSI Testing &TestabilityFault EquivalenceFault CollapsingVLSI TestingDesign for Testability

Design and Analysis of Approximate 4-2 Compressors for Multiplication VLSI Latest Project Ideas

Overview of VLSI Physical Design Flow VLSI-IC Design Flow Netlist to GDS2 flow PNR Flow

Overview of Frontend Design Flow in VLSI VLSI -IC Design Flow ASIC Design Flow RTL to GDS Flow

3 D Transistors for Future Integrated CircuitsSeminar Topic for ECEVLSI GAAFETFINFETMBCFET

Neuromorphic ComputingLatest Technical Seminar Topic for ECEVLSI 2022Neuromorphic Applications