VLSI Physical Design

Algorithmic Level Techniques for Low Power Design

VLSI Physical Design

Summarization of the Course

VLSI Physical Design

Other Low Power Design Techniques

VLSI Physical Design

Gate Level Design for Low Power (Part 2)

VLSI Physical Design

Gate Level Design for Low Power (Part 1)

VLSI Physical Design

Techniques to Reduce Power

VLSI Physical Design

Low Power VLSI Design

VLSI Physical Design

Design for Testability

VLSI Physical Design

Test Pattern Generation

VLSI Physical Design

Boundary Scan Standard

VLSI Physical Design

Built-in Self-Test (Part 1)

VLSI Physical Design

Built-in Self-Test (Part 2)

VLSI Physical Design

Fault Modeling (Part 2)

VLSI Physical Design

Fault Modeling (Part 1)

VLSI Physical Design

Fault Simulation (Part 2)

VLSI Physical Design

Testing of VLSI Circuits

VLSI Physical Design

mod09lec50

VLSI Physical Design

Fault Simulation (Part 1)

VLSI Physical Design

Layout Compaction (Part 2)

VLSI Physical Design

Layout Compaction (Part 1)

VLSI Physical Design

Design Rule Check

VLSI Physical Design

Interconnect Modeling (Part 2)

VLSI Physical Design

Interconnect Modeling (Part 1)

VLSI Physical Design

Miscellaneous Approaches to Timing Optimization

VLSI Physical Design

Performance-Driven Design Flow

VLSI Physical Design

Physical Synthesis (Part 2)

VLSI Physical Design

Physical Synthesis (Part 1)

VLSI Physical Design

Timing Driven Routing

VLSI Physical Design

Timing Driven Placement

VLSI Physical Design

Time Closure (Part 1)

VLSI Physical Design