Hema Rauthan

Multilevel queue scheduling Numerical

Hema Rauthan

Numerical on Priority Preemptive Scheduling

Hema Rauthan

Interrupt driven IO data transfer technique in computer architecture

Hema Rauthan

LALR parser in compiler design

Hema Rauthan

CLR Parser in compiler design

Hema Rauthan

Checking a SR conflict in a given grammar

Hema Rauthan

SLR (1) parser

Hema Rauthan

Checking whether a string belongs to LR(0) grammar or not

Hema Rauthan

LR(0) grammar

Hema Rauthan

Direct Memory Access transfer mode in computer architecture

Hema Rauthan

Programmed IO data transfer technique in Computer architecture

Hema Rauthan

Writing a cfg from a regular expression example 2

Hema Rauthan

Writing a CFG from a given regular expression

Hema Rauthan

Isolated IO and Memory Mapped IO

Hema Rauthan

4 Bit Carry Look ahead adder part1

Hema Rauthan

Carry look ahead adder part 2

Hema Rauthan

Set Associative Mapping technique in cache mapp

Hema Rauthan

Direct mapping technique in cache mapping

Hema Rauthan

Associative Mapping technique in cache mapping

Hema Rauthan

Associative Memory in Computer Architecture

Hema Rauthan

LRU page replacement algorithm in memory organization

Hema Rauthan

FIFO page replacement algorithm in memory organization

Hema Rauthan

Virtual memory implementation using segmentation

Hema Rauthan

Virtual memory implementation using paging technique

Hema Rauthan

Introduction to virtual memory

Hema Rauthan

RAM and ROM Chip numerical

Hema Rauthan

Numerical on RAM chip

Hema Rauthan

To check whether a given grammar is LL (1) or not

Hema Rauthan

Creating LL(1) parsing table of a given grammar

Hema Rauthan

Finding First and follow of a grammar example2

Hema Rauthan