Vipin Kizheppatt

Xilinx DPU End‑to‑End FPGA Deployment (by Mukesh Narayana, PhD Candidate, BITS Goa)

Vipin Kizheppatt

AM Modulator Part-1

Vipin Kizheppatt

Ethernet with Standalone

Vipin Kizheppatt

Histogram Equalization IP

Vipin Kizheppatt

Hardware Software CoDesign with Vivado and Vitis

Vipin Kizheppatt

Xillinx Vitis Introduction Hello World with Vitis

Vipin Kizheppatt

QuartusSynthesis Part-1Part-25

Vipin Kizheppatt

Verilog Implementation of Synchronous Circuits Quartus Part24

Vipin Kizheppatt

Good Coding Style for Embedded Systems Interrupt Service Routines Call back functions Part-2

Vipin Kizheppatt

LPC2378Interrupt ControllerWriting ISRs

Vipin Kizheppatt

FPGA Implementation of Verilog CodeQuartusPart23

Vipin Kizheppatt

LPC2378DACGenerating Sine wave using microcontroller

Vipin Kizheppatt

LPC 2378ADCBurst Mode

Vipin Kizheppatt

LPC 2378ADCSoftware Controlled Hardware Triggered mode

Vipin Kizheppatt

LPC 2378ADCSoftware Controlled Software Triggered mode

Vipin Kizheppatt

Good Coding Style for Embedded Systems Part-1

Vipin Kizheppatt

LPC2378TimerMATCH Mode

Vipin Kizheppatt

LPC2378TimerInput capture

Vipin Kizheppatt

LPC2378TimerFree running Counter

Vipin Kizheppatt

LPC2378TimerFree running timer

Vipin Kizheppatt

LPC2378GPIOInterrupts

Vipin Kizheppatt

LPC2378GPIOEnhanced (Fast) Mode

Vipin Kizheppatt

LPC2378GPIOLegacy Mode

Vipin Kizheppatt

Design of Testbenches Part 2 Reading and Writing from text files Signal Monitoring Part - 22

Vipin Kizheppatt

Modelling of Memory Part-3 Modelling Synchronous FIFOVerilogPart 26

Vipin Kizheppatt

Modelling of Memory Part-2 Modelling Read Only Memory (ROM)Verilog Part 25

Vipin Kizheppatt

Modelling of Memory Part-1 Modelling Random Access Memory (RAM)Verilog Part 24

Vipin Kizheppatt

Logic Values Multiple driveVerilogPart 23

Vipin Kizheppatt

Design of Testbenches Part 1 Generating Clocks Initial Block Signal Monitoring Part - 22

Vipin Kizheppatt

Design of Counters Part - 21

Vipin Kizheppatt