TechSimplified TV

15.5K subscribers

536 videos

Mission : Build a Knowledge Bridge Between Academics & VLSI/Semiconductor(Si) Industry ! We provide Self Learning Free VLSI Courses for the people looking fo...

Latest Videos

SystemVerilog Array Attributes Explained $left $right $low $high $length VLSI Tutorial

N-JFET Amplifier Low Frequency Response LTspice Simulation

Verilog D Flip-Flop Enhancements in VS Code 🔥 Enable Signal + Parameterized N-bit Register (WIDTH)

Qucs-S Installation Guide FOSS Ubuntu 24.04 LTS & Windows 10 Complete Setup with Ngspice

N-JFET Amplifier with Fixed Bias LTspice Simulation Fixed Bias JFET Amplifier Explained

Design Intent in SystemVerilog Assertions, Coverage & Formal Verification VLSI Tutorial

N-JFET Amplifier High Frequency Response LTspice Simulation

SystemVerilog Operators Explained ++, --, += in RTL & UVM Why They Matter in VLSI Verification

SystemVerilog Clocking Blocks Explained Avoid Race Conditions in UVM & RTL Verification

Bash RegEx Automation using GitHub Copilot Detect amd64, x86 & RPM Packages 🤖 Shell Scripting

OSS CAD Suite Installation Ubuntu 24.04 & Windows 10 Yosys, Verilator, nextpnr, GTKWave Cocotb

🚀 TCL Log Parsing Automation using GitHub Copilot VS Code AI EDA Log Analysis Tutorial

Why Packages Are Used in RTL & UVM Verification SystemVerilog Packages Explained for Beginners

🚀 PERL Nested Array to Hash Conversion using GitHub Copilot VS Code AI Coding Experiment 🤖

SystemVerilog UWire Explained Why UWire Was Introduced

N-JFET Amplifier with Self Bias LTspice Simulation Self-Biasing Explained

SystemVerilog `inside` Keyword Explained Constraints, Assertions, Coverage & Verification Examples

What Is Testability Analysis in DFT

N-JFET Amplifier with Shunt Feedback LTspice Simulation Feedback Amplifier Explained

Business Connect Podcast (BCP) Promote Your Business to a Global Tech Audience

Extern in SystemVerilog Explained Extern Tasks, Functions, Interfaces & UVM Usage For Beginners

Python Script in modification VS Code VLSI EDA Automation in VS Code using GitHub Copilot AI !

Why $root Exists in SystemVerilog $root Explained with Examples, Namespaces & Verification

N-JFET Amplifier with Voltage Divider Bias LTspice Simulation JFET Small Signal Analysis Explain

🚀 SystemVerilog Pass by Reference — Explained Simply!

NJFET Voltage Divider Bias Explained LTSpice Analog Electronics Tutorial with Simulation

What is DFT in VLSI

N-JFET Amplifier Circuit Explained Working Principle, Biasing & Small Signal Analysis

Physical Design Secrets Why End Cap Cells Are Critical for Chip Reliability

Docker for VLSI & EDA Automation Ubuntu 24.04 & Windows 10 Python, ML & Bash 🐳