Latest Videos
Convolutional Neural Network (CNN) processor design on VHDLVerilog
Digitronix Nepal
12.4K views·6 years ago
Yolo V3 Tiny [Caffe] for Object Detection with DPU DNNDK & Ultra96 FPGA
Digitronix Nepal
4.5K views·6 years ago
YoloV3 [Caffe] for Object Detection with DPU DNNDK and Ultra96 FPGA
Digitronix Nepal
1.1K views·6 years ago
Partial Reconfiguration with Xilinx VIVADO tool-An Example Design
Digitronix Nepal
4.6K views·6 years ago
Machine Learning [ML] Suite Acceleration with Alveo U200U250 FPGA
Digitronix Nepal
1.8K views·6 years ago
Intel Quartus Tool AND+OR gate Design & Simulation with VWF method
Digitronix Nepal
4.7K views·7 years ago
Numato Mimas V2- Building Github Project of VGA & Seven Segment
Digitronix Nepal
2.2K views·7 years ago
$49 FPGA Board Numato Mimas V2 Spartan 6 FPGA Board Unboxing & Demo
Digitronix Nepal
1.5K views·7 years ago
X17 vs X16r vs X16s Crypto-Mining Algorithm Difference Explained!!!
Digitronix Nepal
402 views·7 years ago
Fugue algorithm of X17 & X16RS Crypto Mining Algorithm Explained
Digitronix Nepal
133 views·7 years ago






![Yolo V3 Tiny [Caffe] for Object Detection with DPU DNNDK & Ultra96 FPGA](https://i.ytimg.com/vi/AgjMveDPwbo/hqdefault.jpg?sqp=-oaymwEcCNACELwBSFXyq4qpAw4IARUAAIhCGAFwAcABBg==&rs=AOn4CLCIoUcCs-Q0QfZHTe7-hwJQOFmlCg)
![YoloV3 [Caffe] for Object Detection with DPU DNNDK and Ultra96 FPGA](https://i.ytimg.com/vi/Jrjtk_NPTcU/hqdefault.jpg?sqp=-oaymwEcCNACELwBSFXyq4qpAw4IARUAAIhCGAFwAcABBg==&rs=AOn4CLAi6qwacMgppTFz6OpdcCdgezPheQ)



![Installing Petalinux on Linux [UbuntuCentOSRedHat]](https://i.ytimg.com/vi/iUeM-DqdNmE/hqdefault.jpg?sqp=-oaymwEcCNACELwBSFXyq4qpAw4IARUAAIhCGAFwAcABBg==&rs=AOn4CLBXZE1CCQnQDvl5LbIWyoe5IWseLg)
![Install Xilinx VIVADO on Linux [UbuntuCentOS]](https://i.ytimg.com/vi/3L0baY-DA3c/hqdefault.jpg?sqp=-oaymwEcCNACELwBSFXyq4qpAw4IARUAAIhCGAFwAcABBg==&rs=AOn4CLA4blYG067xv0EfB2VIRpy2E1p37g)
![Machine Learning [ML] Suite Acceleration with Alveo U200U250 FPGA](https://i.ytimg.com/vi/S18VN8W4aYY/hqdefault.jpg?sqp=-oaymwEcCNACELwBSFXyq4qpAw4IARUAAIhCGAFwAcABBg==&rs=AOn4CLAg7qky2JhTjHaH0r_BoEupRySfzw)
![ZedBoard-XADC & PMOD DA2 interfacing with System Generator [VIVADO+MATLAB]](https://i.ytimg.com/vi/KZ2DQ5z9lVk/hqdefault.jpg?sqp=-oaymwEcCNACELwBSFXyq4qpAw4IARUAAIhCGAFwAcABBg==&rs=AOn4CLA2iPAin6dC_k7HVMawnF09waRT9w)
![Ultra96 interconnection with FTDI [USB-UART Converter] module](https://i.ytimg.com/vi/K2Ek1LsZ7UA/hqdefault.jpg?sqp=-oaymwEcCNACELwBSFXyq4qpAw4IARUAAIhCGAFwAcABBg==&rs=AOn4CLBqqFyTIZ016cv88eNtqPKmRMRqgg)




![Numato Mimas V2- Basic Logic Gate [OR] Design & Implementation with Xilinx ISE tool](https://i.ytimg.com/vi/u9sRnA_Sq1A/hqdefault.jpg?sqp=-oaymwEcCNACELwBSFXyq4qpAw4IARUAAIhCGAFwAcABBg==&rs=AOn4CLBCn3wJv3_cTMCOdpi90BIYWYkPsA)








