BitLemon

Are Caches Accessed with a Virtual or Physical Address

BitLemon

Why 10GHz Silicon CPUs Are Impossible (Probably)

BitLemon

Out-of-Order Execution (Tomasulo's Algorithm)

BitLemon

CPU Architecture Explained

BitLemon

How Interrupts Work in Modern Computers

BitLemon

Why Programs Use Stack, Heap, and Other Memory Segments

BitLemon

What is a Page Fault

BitLemon

Cache Simulator in C++ Measuring Cache Hit Rate

BitLemon

Cache Simulator in C++ Building a Basic Framework

BitLemon

MultiLevel Page Tables How Virtual Memory is Optimized (Animation)

BitLemon

Memory Mapped IO vs Port Mapped IO (Animation)

BitLemon

DMA Controller How Peripheral Devices Transfer Data to RAM

BitLemon

Page Tables and MMU How Virtual Memory Actually Works Behind the Scenes (Animation)

BitLemon

Virtual Memory Explained (including Paging)

BitLemon

SRAM vs DRAM The Speed Difference between Cache and RAM (Animation)

BitLemon

Cache Hierarchy How Modern CPU Caches Are Organized (L1, L2 and L3)

BitLemon

CPU Cache Write Policies (Write Through, Write Back, Write Allocate, No Write Allocate)

BitLemon

Cache Replacement Policies (LRU, Tree-pLRU, MRU, QLRU, FIFO, LFU, Random and more)

BitLemon

How Cache Works Inside a CPU

BitLemon

1 Thread vs. 1000 Threads How Fast Can C++ Increment a Value

BitLemon

Bitwise Operations The Most Underappreciated Feature in Low-Level Programming

BitLemon

C++ Vectors Explained in 168 seconds

BitLemon