Munsif M. Ahmad

4.3K subscribers

115 videos

Welcome to our channel, where aspiring VLSI Front-end designers and verification engineers find their ultimate resource for knowledge and growth! 🎓 If you're...

Latest Videos

SV Constraints frequently asked questions (FAQ's) - PART 03

SV Constraints frequently asked questions (FAQ's) - PART 02

SV Constraints frequently asked questions (FAQ's) - PART 01

Verilog FAQ's, verilog code for posedge detector & implementation of latch using 2x1 mux.

Verilog FAQ's, clock generation in Verilog, abstraction levels, full adder using 2 half adder.

Repetition Operators w.r.p.t SVA (System Verilog Assertions) SVA VIDEO #07

Timing Windows w.r.p.t SVA (System Verilog Assertions) SVA VIDEO #06

Implication Operators w.r.p.t SVA (System Verilog Assertions) SVA VIDEO #05

Building blocks of SVA (System Verilog Assertions) SVA VIDEO #04

Built-in System Function in SVA (System Verilog Assertions) SVA VIDEO #03

Concept of call-backs w.r.p.t sv-uvm (System Verilog Version of UVM) Part-2 (Modified)

Concept of memory declaration in RAL w.r.p.t System Verilog Version of UVM -- SV-UVM RAL VIDEO #17

Example of functional coverage for register w.r.p.t SV-UVM RAL -- SV-UVM RAL VIDEO #16

Example for explicit prediction w.r.p.t SV-UVM RAL -- SV-UVM RAL VIDEO #15

Explicit prediction w.r.p.t SV-UVM RAL -- SV-UVM RAL VIDEO #14

reset method w.r.p.t SV-UVM RAL -- SV-UVM RAL VIDEO #13

randomize method w.r.p.t SV-UVM RAL -- SV-UVM RAL VIDEO #12

Update method w.r.p.t SV-UVM RAL -- SV-UVM RAL VIDEO #11

Mirror method w.r.p.t SV-UVM RAL - SV-UVM RAL VIDEO #10

Predict method in SV-UVM RAL (Register Abstraction Layer) SV-UVM RAL VIDEO #09

front door write, read methods & backdoor poke, peek methods SV-UVM RAL VIDEO #08

set, get, get_mirrored_value, and write methods in RAL SV-UVM RAL VIDEO #07

Transaction, Agent, and Register sequence classes - SV-UVM RAL VIDEO #06

Concept of an adapter in RAL w.r.p.t System Verilog Version of UVM - SV-UVM RAL VIDEO #05

Register Abstraction Layer (RAL) SV-UVM RAL VIDEO #04

Concept of call-backs w.r.p.t sv-uvm

Array sorting methods w.r.p.t System Verilog

Can we implement a NOT gate using AND gate

Objection mechanism w.r.p.t System Verilog version of UVM

Design & verification of Protocols using sv-hdl & sv-uvm