Tech Spot with Harish Goupale

285 subscribers

62 videos

Tech Spot is your source of learning that belongs to the VLSI Domain and is related to Digital Electronics concepts, Verilog, System Verilog, UVM, and RISC-V...

Latest Videos

SR Flip-Flop using NOR gate RTL Design implementation of SR Flip-Flop using System VerilogElectron

S R Flip-Flop using NAND gate RTL Design implementation of SR Flip-Flop using System Verilogharish

D Latch Working, Functionality, and RTL Design using Verilog in VivadoDigital electronicsTech..

SR Latch using NAND GateRTL Design implementation of SR latch using VerilogHarish Goupaledigital

Encoder RTL Design Implementation of 83 Encoder by using System Verilog tech spotHarish Goupale

Encoder RTL Design Implementation of 42 Encoder by using System Verilog tech spotHarish Goupale

Decoder 38 decoder by using system Verilog 416 decoder by using Verilog RTL code Harish Gou

Gray to Binary Code Conversion RTL Design Implementation in SystemVerilogTech Spot Harish Goupale

Binary to Gray code Converter RTL design implementation using System VerilogTech Spot Harish Gou

Decoder 12 decoder by using System Verilog 24 decoder by using Verilog RTL code of decoder

Demultiplexer Functionality 12 Demultiplexer using Verilog 14 Demultiplexer using system Verilog

RTL Design implementation of Full Subtractor using Verilogfull subtractor using two half subtractor

RTL Design Implementation of Half Subtractor by using Verilog System Verilog half subtractor

RTL Design of Full Adder Implementation in Verilog Full Adder using two half adder Verilog Code

RTL Design Implementation of Half Adder by using Verilog Verilog Half Adder tutorial HarishGoupale

Implementation of Positive and Negative Edge Triggered D Flip-Flop by using 21 Multiplexer Harish

Positive and Negative Level sensitive D Latch by using 21 Multiplexer Digital electronics Harish

Positive Edge Triggered D flip flop Tutorial Negative Edge Triggered D flip flop TechspotHarish

Positive Level Sensitive D Latch Basics Negative Level Sensitive D Latch FunctionalityharishGoupal

Verilog code for 41 MUX41 Multiplexer Functionality & RTL Design in Verilog & SystemVerilogharis

Selection statement of Verilog Tutorialif-else and case statement of System Verilogtech spotharis

Verilog code for 21 MUX21 Multiplexer Functionality & RTL Design in Verilog & SystemVerilogharis

System Verilog Reduction Operators and Shift Operators in English Verilog techspotHarishgoupale

System Verilog Relational operators and Bitwise operators in Hindi System Verilog Codingtechspot

System Verilog operators Arithmetic and Logical operators in Hindi Tech SpotVerilogHarishGoupale

Verilog Operators TutorialImplementation of Verilog operators in RTL designTech Spotharishgoupale

Systemverilog data types in English Verilog data typesSystemverilog part3tech spotharish_goupale

Verilog initial blockVerilog always blockSystem Verilog initial and always blockcode execution.

Verilog module implementation System Verilog Module implementation use of EDA use of Vivado

Combinational and sequential circuit Combinational & Sequental Procedural Block of Verlog and SV