Prasanna_VLSI_KT

V0. Intro Video of Verilog HDL Course Real-Life Applications and VLSI Career Insights

Prasanna_VLSI_KT

V23. User-Defined Primitives and Verilog Tasks & Functions Practical Examples

Prasanna_VLSI_KT

V22. CMOS Design in Verilog HDL Inverter, Gates, MUX, Latch, and Delay Models

Prasanna_VLSI_KT

V21. Exploring Switch-Level Modeling in Verilog HDL MOS and Bi-Directional Switches

Prasanna_VLSI_KT

V20. Live Verilog Coding Behavioral Modeling with Non-Synthesizable Delays and For Loop Analysis

Prasanna_VLSI_KT

V19. Advanced Verilog HDL Loop Examples, Block Structures, and Practical Designs

Prasanna_VLSI_KT

V18. Verilog HDL Essentials Conditional Statements, Multiway Branching, and Loops

Prasanna_VLSI_KT

V17. Live Verilog Coding Clock Divider Techniques and FPGA Delay Implementation

Prasanna_VLSI_KT

V16. Mastering Event-Based Timing Control in Verilog HDL Live Coding Blocking vs Non-Blocking ex.

Prasanna_VLSI_KT

V13. Live Coding Verilog Multiplexer with Assign Statements, exploring the implications of scaling

Prasanna_VLSI_KT

V12. Live Coding with Verilog Data Flow Operators and FPGA Resource Utilization Insights

Prasanna_VLSI_KT

V10. Understanding the Four Types of Modeling in Verilog

Prasanna_VLSI_KT

V9. Live Verilog coding 4-Bit Ripple Carry Adder Synthesis and FPGA Signal Flow Analysis

Prasanna_VLSI_KT

V15. Advanced Behavioral Modeling in Verilog HDL Blocking vs Non-Blocking Assignments

Prasanna_VLSI_KT

V14. Behavioral Modeling in Verilog HDL Timing Control and Procedural Assignments

Prasanna_VLSI_KT

V11. Digital Design with Verilog HDL Exploring Data Flow Modeling and Assign Statements

Prasanna_VLSI_KT

V8. Live Verilog Coding Gate-Level Modeling with Test Benches and FPGA Comparisons

Prasanna_VLSI_KT

V7. Digital Design with Verilog HDL Gate-Level Modeling and Logic Gate Primitives

Prasanna_VLSI_KT

V6. Live Verilog Coding Ripple Carry Adder Simulation and FPGA Implementation on Zed Board

Prasanna_VLSI_KT

V5. Live Verilog Coding in Vivado Basics, Data Types, and SR Latch Simulation

Prasanna_VLSI_KT

V4. Hands-On Digital Design with Verilog HDL Exploring Modules, Ports, and More Part 2

Prasanna_VLSI_KT

V3. Hands-On Digital Design with Verilog HDL Exploring Modules, Ports, and More

Prasanna_VLSI_KT

V2. Hands-On Digital Circuit Design From Logic Gates to Real-World Applications - Part 1

Prasanna_VLSI_KT

V1. Hands-On Digital Circuit Design From Logic Gates to Real-World Applications - Part 1

Prasanna_VLSI_KT