#1 verilog coding for logicgates using gate level modelling eda playground

you can go through the code github : https://github.com/adithyapuvvada/Verilog.git