#2 logic gates using dataflow modelling || EDA playground

you can go through the code github : https://github.com/adithyapuvvada/Verilog.git