#7 Full adder using two half adder using Verilog || Eda playground

you can go through the code github : https://github.com/adithyapuvvada/Verilog.git