VERILOG code for 8-bit Adder Subtractor using mode control where 1-bit full adder is used as component.
Observe Schematic and perform simulation to verify addition as well as subtraction by changing mode.
Verilog code is written and simulated using Vivado 15.3 version.
