Prof. (Dr.) Nehal Shah

361 subscribers

42 videos

This channel has videos for Sequential Digital Circuits, VLSI Design, Working with Verilog HDL. Digital System Design videos are created to explain designing...

Latest Videos

Wasing machine controller using Basys3 FPGA board

4 bit odd down counter on Basys3 FPGA

DIGITAL DOOR LOCK System using Verilog

4x1 Multiplexer on Basys3 FPGA board

8-bit adder subtractor using mode control - output on FPGA

Working with Temperature sensor and Bicolor LED

Adder Subtractor with Mode Control

Adders using structural modeling in Verilog HDL Part2

Adders using structural modeling in Verilog HDL

AVR Programming in C Part1

Timer Program Execution in AVR Studio

AVR ATmega32 Timers Part5

AVR ATmega32 Timers Part4

AVR ATmega32 Timers Part3

AVR ATmega32 Timers Part2

AVR ATmega32 Timers - Part1

Sequential Circuit Design Part 0 - Jk Flip flop Characteristic and Excitation Table

Sequential Circuit Design Part 3 - MOD13 Counter using JK Flip flop

Simulation in Logisim - Up Counter using J K Flipflop

Example 2 Understanding Behavior of T Flip flop

Example 1 Understanding Behavior of D Flip flop

Layout of 2 input NAND gate

Ring Oscillator with 21 stages

Ring Oscillator with CMOS Inverter Layout

Ring Oscillator with CMOS Inverter Schematic

CMOS Inverter Layout Part2

Understanding Operation and Characteristic Table of J K Flipflop

CMOS Inverter Layout Part1

CMOS Inverter Measuring Rise and Fall Time

CMOS Inverter Schematic in Electric and Spice simulation using LTSpice