Capacitive coupling in Dynamic CMOS Logic

BVLSI Design Lecture 28a covers the following topics: 1. Capacitive coupling in Dynamic CMOS Logic and it's effect on Dynamic CMOS Logic Note: @3.35 seconds in video, there is a correction, CLK is 0 instead of 1, so Vout1 level is close to VDD