In this lecture, we will start discussing the basic Processor Design: including its datapath and control path. We will start with the design of datapath for RISC V ISA and in this particular lecture, we will discuss the first two stages in the processor i.e. fetch stage and decode stage -- NIT Srinagar
