In this lecture, we will continue the discussion on Processor Design for RISC V ISA. We will discuss the mechanism to generate immediate and branch target addresses in the decode stage. We will also discuss the other stages in the processor i.e. Execute stage, memory access stage, and register writeback stage.
