The Downstream Port (DSP) has 4 lanes and starts sending TS1s with Link number N and PAD Lane numbers on all lanes. The Upstream Port (USP) receives TS1s on lanes 1, 2, and 3, but Lane 0 (a failed lane) does not receive or respond. What is the link width configured?
#PCIe #Verification #InterviewQuestions #LinkTraining #VLSI
