In this video, we solve a simple SystemVerilog problem:
๐ Once signal A is asserted, it should be asserted again after 2 to 4 clock cycles.
๐ The catch? We do this without using SystemVerilog assertions โ only with normal procedural code
#VLSI #systemverilog #uvm #designverification #verification #systemverilog assertions#interviewquestions
