$stop vs $finish @design verification @VLSI@verilog@system task

its about the difference between $stop and $finish & also it's purpose