System Verilog Constraint Interview Question

Can you print all the elements of an associative array in System Verilog without using %0p or foreach? #interviewquestions #constraints #systemverilog #vlsi #coding