Logic synthesis using Xilinx ISE of the Verilog generated by the HLS tool from the FIR SystemC description
No download links available.