VLSI Design Verification Series: verilog, System verilog and uvm 100 days of DV : https://www.youtube.com/playlist?list=PLRX7Xm8POVgeSd__iW7XSJf8rES0yD3cB
No download links available.
