write compile and simulate a verilog model using modelsim

Name: write compile and simulate a verilog model using modelsim
Uploaded: Aug 31, 2013
Description: write compile and simulate a verilog model using modelsim